SSZT573 december 2018 ADS131A04 , AMC1301 , OPA4180
In my two previous blog posts on improving data acquisition (DAQ) for grid protection and control, I discussed the need for interfacing multiple analog-to-digital converters (ADCs) to a single processor and using the programmable real-time unit subsystem and industrial communication subsystem (PRU-ICSS) to improve sensor DAQ performance. In this post, I will discuss the DAQ accuracy requirements for voltage, current and active energy used in grid applications and discuss our High Accuracy ±0.5% Current and Isolated Voltage Measurement Reference Design Using 24-Bit Delta-Sigma ADC, which is based on the ADS131A04 24-bit delta-sigma ADC.
Moving from conventional to intelligent substations | |
![]() |
Learn more about intelligent substations by reading our new white paper, "Moving from conventional to intelligent substations." |
The AFE shown in Figure 1 includes a sensor interface, gain scaling to the ADC range, input transient protection, analog-to-digital conversion and a host interface.
CTs are used to protect equipment against overload, short-circuit and unbalance. The accuracy of protection-class CTs is low, but still high enough to sense fault currents. In protection-class CTs, the error is specified at 100% of In. Protection class CTs are specified as 5P20, meaning that at 20 times In (accuracy limit factor) the error must be <±5%. Standard accuracy-limit factors are 5, 10, 20 and 30 and P indicates protection class. Measurement class CTs has higher accuracy requirements with a limited range.
![]() |
*The rated accuracy limit primary current is the value of the primary current up to which the protection-class CT complies with composite error accuracy requirements.
**The peak instantaneous error assesses the error of transient DC and AC components.
![]() |
![]() |
Our reference design for current and isolated voltage measurement shows how to measure voltage, current and energy with high accuracy over a wide input range and has the functional blocks as shown in Figure 2.
The key functions of the AFE are:
In the reference design, two ADCs are chained and a common clock with clock buffer is used to synchronize all channels. Chaining of two ADCs together expanded the input channel to 8 with a synchronization delay of 5-µs or less between channels.